2006 · 27 citations · 9 references
EngineeringComputer EngineeringComputer ScienceComputer ArchitectureField-programmable Gate ArraysLow-power DesignField-programmable Gate Array ArchitectureHardware AccelerationInstruction Set ArchitectureMemory Hierarchy OptimizationMicroarchitecture DesignProcessor MicroarchitectureCustom Datapath DesignData Path DesignDatapath GenerationMicroarchitectural OptimizationResource Utilization EfficiencyRouting In Field-programmable Gate ArraysVliw ArchitectureVliw Microarchitecture
In this paper we examine the performance and area trade-offs resulting from customizing the datapath and instruction set architecture of a soft VLIW processor. In addition to describing the datapath and instruction set architecture of our processor, we describe a number of microarchitectural optimizations we used to reduce the area of the datapath. We also describe the tools we developed and used to customize, generate, implement, and program the processor. Our experimental results show that datapath and instruction set customization achieve high levels of performance, and that microarchitectural optimizations like selective data forwarding help keep FPGA resource utilization in check.
9
Lx: a technology platform for customizable VLIW embedded processing
Paolo Faraboschi, Gavin M. Brown, Joseph A. Fisher et al. · 2002 · 335 citations
An FPGA-based VLIW processor with custom hardware execution
Alex K. Jones, Raymond R. Hoare, Dara Kusic et al. · 2005 · 89 citations