A 5-mW 0.26-mm2 10-bit 20-MS/s Pipelined CMOS ADC with Multi-Stage Amplifier Sharing Technique

Abstract

This paper describes a 10-bit 20-Msample/s analog-to-digital converter (ADC) employing a multi-stage amplifier sharing scheme to reduce the power consumption and chip area at low supply voltages. The proposed scheme shares a multi-stage amplifier between a sample-and-hold amplifier and a first-stage multi-bit multiplying digital-to-analog converter by changing loop configurations of the amplifier. For further power and chip area reduction, the same resistor ladder is shared between the adjacent flash ADC blocks. The prototype ADC fabricated in a 0.13mum CMOS technology shows a signal-to-noise-and-distortion ratio of 56.0 dB and a spurious-free dynamic range of 68.7 dB with a 2-MHz sinusoidal input at 20 Msample/s. The ADC occupies 0.26 mm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> and dissipates 5 mW at a 1.2-V supply