2003 · 13 citations · 8 references
EngineeringComputer EngineeringComputer ScienceComputer ArchitectureParallel ComputingSystem-on-chip DesignImage CompressionInstruction-level ParallelismMultiprocessor SystemsParallel ArchitecturesParallel Computer ArchitectureProcessor MicroarchitectureChip MultiprocessingImage Processing UnitsMulticore Processor ArchitectureMultimedia Image CompressionParallel Image ProcessingParallel ProcessingParallel Processing ArchitecturesTask-level Parallelism
With the recent increase of multimedia content using JPEG and MPEG, low cost, low power consumption and high performance processors for multimedia application are desirable. In particular, single chip multiprocessor architecture having simple processor cores that will attain good scalability and cost effectiveness is attracting much attention. To exploit full performance of single chip multiprocessor architecture, multigrain parallel processing, which exploits coarse grain task parallelism, loop parallelism and instruction level parallelism, is attractive. This paper describes a multigrain parallel processing scheme for JPEG encoding on a single chip multiprocessor and its performance. The evaluation shows that an OSCAR type single chip multiprocessor having four single-issue simple processor cores gave a 3.59 times speed-up against sequential execution time.
8
Limits of instruction-level parallelism
David W. Wall · 1991 · 631 citations
Lance Hammond, Benedict A. Hubbert, M. Stewart Siu et al. · IEEE Micro · 2000 · 342 citations
A 64-b microprocessor with multimedia support
L. Lev, Adam Charnas, M. Tremblay et al. · IEEE Journal of Solid-State Circuits · 1995 · 82 citations