A PWL ladder circuit which exhibits hysteresis

Abstract

Abstract A circuit model for static hysteresis is presented. the circuit has a ladder structure with linear capacitors and piece wise linear resistors. the model behaviour shows all basic characteristics of static hysteresis phenomena. the model is put into relation with others proposed in the literature. an analysis of the model properties and a detailed comparison with the static Preisach model are made.