Low-temperature f.e.t. for low-power high-speed logic

Abstract

A novel f.e.t. cooled to around 100 K is proposed. Detailed computer simulations support the conjecture of high-speed switching at low power levels with a power-delay product ≃ 10−14 J.