Publication | Closed Access

Area-efficient architectures for double precision multiplier on FPGA, with run-time-reconfigurable dual single precision support