A vertical MOS-gated Esaki tunneling transistor in silicon - Concepedia

Concepedia

Publication | Closed Access

A vertical MOS-gated Esaki tunneling transistor in silicon

108

Citations

2

References

2000

Year

W. Hänsch, C Fink, Jörg Schulze, I. Eisele

Thin Solid Films

Electrical EngineeringEngineeringNanoelectronicsApplied PhysicsSemiconductor DeviceVertical Mos-gated Esaki

References

	Year	Citations

Page 1