Scalable mpNoC for massively parallel systems – Design and implementation on FPGA

References

Page 1

	Year	Citations
Networks on chips: a new SoC paradigm Luca Benini, Giovanni De Micheli Computer Hardware SecuritySystem On ChipDesign Space ExplorationEngineeringLayered Methodology	2002	3.7K
Parallel Processing with the Perfect Shuffle Harold S. Stone IEEE Transactions on Computers N ElementsCluster ComputingEngineeringFirst HalfParallel Complexity Theory	1971	1.3K
Access and Alignment of Data in an Array Processor Duncan H. Lawrie IEEE Transactions on Computers Hardware SecurityPrimary Memory SystemArray ComputingEngineeringProgram Analysis	1975	1.1K
Performance of Processor-Memory Interconnections for Multiprocessors Patel IEEE Transactions on Computers Cluster ComputingEngineeringComputer ArchitectureInterconnection Network ArchitectureDelta Networks	1981	713
The Performance of Multistage Interconnection Networks for Multiprocessors Kruskal, Snir IEEE Transactions on Computers Multistage Interconnection NetworksCluster ComputingNetwork FlowsEngineeringComputer Engineering	1983	540
The Indirect Binary n-Cube Microprocessor Array Pease IEEE Transactions on Computers Computational FacilityMassively-parallel ComputingArray ComputingEngineeringParallel Software	1977	500
Analysis and Simulation of Buffered Delta Networks Dias, Jump IEEE Transactions on Computers EngineeringComputer ArchitectureNetwork AnalysisInterconnection Network ArchitectureDelta Networks	1981	301
The MasPar MP-1 architecture Tom Blank EngineeringComputer ArchitectureSystem-level DesignSupercomputer ArchitectureProcessor Architecture	2002	280
Interconnection Networks for SIMD Machines Siegel Computer Different ApproachesEngineeringComputer EngineeringNetwork AnalysisComputer Architecture	1979	140
Design and Implementation of the MorphoSys Reconfigurable Computing Processor Ming-Hau Lee, H. Singh, Guangming Lu, The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology	2000	126

Page 1