Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE · 2004 · 42 citations · 0 references
EngineeringElectrical EngineeringMaterials ScienceMetrologyMicroelectronicsSemiconductor DevicesDevice CharacterizationElectrical MetrologyIntegrated Circuit DesignSemiconductor Device MaterialsSurface MetrologySurface RoughnessDevice VariabilityLine Edge Roughness AnalysisLine RoughnessLine-edge RoughnessOn-wafer Measurement TechniquesProcess Variation AnalysisSemiconductor MetrologyTransistor Sizing
The influence of line-edge roughness (LER) on transistor performance was investigated experimentally and the preciously proposed guideline for CD and LER measurements was examined. First, regarding the transistor-performance measurements, a shift of roll-off curves caused by LER within a gate pattern was observed. Moreover, the effect of transistor-width fluctuation originating from long-period LER was found to cause a variation in transistor performance. Second, regarding LER and CD metrology, the previously reported guideline was validated by using KrF and ArF resist-pattern samples. It was found that both CD and LER should be evaluated with the 2-μm-long inspection area. Based on this guideline, a comprehensive approach for evaluating LER and CD for transistor fabrication process is presented. The authors consider that this procedure can provide useful information for the 65-nm-node technology and beyond.