Effect of topological placement of memory cells in memory chips on multiplicity of cell upsets from heavy charged particles

Abstract

An analysis of factors influencing operational reliability of memory chips has been performed. Different topological configurations of 6-transistors memory cells have been considered. Two configurations of cells most sensitive to the influence of multiple cell upsets (MCUs) have been identified.