2011 · 151 citations · 8 references
Hardware TrojanEngineeringVlsi DesignComputer Architecture8-Bit McusSide-channel AttackClock SynchronizationSoftware AnalysisBlack-box CharacterizationHardware SecurityClock RecoveryTiming AnalysisSystems EngineeringHardware Security SolutionClock GlitchesComputer EngineeringComputer ScienceMemory ArchitectureCryptographyCryptanalysis TrivialFault ModelProgram AnalysisSoftware TestingFault AttackFault Injection
The literature about fault analysis typically describes fault injection mechanisms, e.g. glitches and lasers, and cryptanalytic techniques to exploit faults based on some assumed fault model. Our work narrows the gap between both topics. We thoroughly analyse how clock glitches affect a commercial low-cost processor by performing a large number of experiments on five devices. We observe that the effects of fault injection on two-stage pipeline devices are more complex than commonly reported in the literature. While injecting a fault is relatively easy, injecting an exploitable fault is hard. We further observe that the easiest to inject and reliable fault is to replace instructions, and that random faults do not occur. Finally we explain how typical fault attacks can be mounted on this device, and describe a new attack for which the fault injection is easy and the cryptanalysis trivial.
8
Tamper resistance: a cautionary note
Ross Anderson, Markus Kühn · 1996 · 909 citations
The Sorcerer's Apprentice Guide to Fault Attacks
Hagai Bar-El, Hamid Choukri, David Naccache et al. · Proceedings of the IEEE · 2006 · 720 citations
Practical Setup Time Violation Attacks on AES
Nidhal Selmane, Sylvain Guilley, Jean‐Luc Danger · 2008 · 144 citations
A Practical Fault Attack on Square and Multiply
Jörn-Marc Schmidt, Christoph Herbst · 2008 · 102 citations