Publication | Closed Access
A lock-free, cache-efficient shared ring buffer for multi-core architectures
20
Citations
3
References
2009
Year
Unknown Venue
Manycore ProcessorEngineeringShared MemoryEdge ComputingCache LocalityHigh-performance ArchitectureMany-core ArchitectureComputer EngineeringComputer ArchitectureThread SynchronizationParallel ProgrammingComputer ScienceBuffer ManagementInterconnection Network ArchitectureParallel ComputingMulti-core ArchitecturesRing Buffer
We propose MCRingBuffer, a lock-free, cache-efficient shared ring buffer that provides fast data accesses among threads running in multi-core architectures. MCRingBuffer seeks to reduce the cost of inter-core communication by allowing concurrent lock-free data accesses and improving the cache locality of accessing control variables used for thread synchronization. Evaluation on an Intel Xeon multi-core machine shows that MCRingBuffer achieves a throughput gain of up to 4.9x over existing concurrent lock-free ring buffers. A motivating application of MCRingBuffer is parallel network traffic monitoring, in which MCRingBuffer facilitates multi-core architectures to process packets at line rate.
| Year | Citations | |
|---|---|---|
Page 1
Page 1