2008 · 62 citations · 5 references
EngineeringElectrical EngineeringAnalog ElectronicsDigital CommunicationMicroelectronicsCmos Circuit DesignDigital Integrated Circuit DesignDigital Integrated CircuitsDigital Signal ProcessingMixed-signal Integrated Circuit DesignRadio-frequency Integrated CircuitsCmos Analog Circuit DesignCmos Radio-frequency CircuitsRadio-frequency Integrated Circuit DesignRf Cmos DesignSlicingTransceiver ArchitecturesTransceiver DesignTransmitter Calibration
The RF transceiver is built on the Digital RF Processor (DRP) technology. The ADPLL-based transmitter uses a polar architecture with all-digital PM-FM and AM paths. The receiver uses a discrete-time architecture in which the RF signal is directly sampled and processed using analog and DSP techniques. A 26 MHz digitally controlled crystal oscillator (DCXO) generates frequency reference (FREF) and has a means of high-frequency dithering to minimize the effects of coupling from digitally controlled PA driver (DPA) to DCXO by de-sensitizing its slicing buffer.
5
All-digital PLL and GSM/edge transmitter in 90nm CMOS
Robert Bogdan Staszewski, J. Wallberg, S. Rezeq et al. · 2005 · 144 citations
A discrete time quad-band GSM/GPRS receiver in a 90nm digital CMOS process
K. Muhammad, Y.-C. Ho, T. Mayhugh et al. · 2006 · 46 citations
A Fully Integrated SoC for GSM/GPRS in 0.13/spl mu/m CMOS
Pierre-Henri Bonnaud, M. Hammes, A. Hanke et al. · 2006 · 26 citations
Engineering, Computer Engineering, Electrical Engineering +17
A 1.9GHz Single-Chip CMOS PHS Cellphone
S. Mehta, H. Samavati, Manolis Terrovitis et al. · 2006 · 23 citations
Engineering, Computer Engineering, Electrical Engineering +17