2004 · 72 citations · 7 references
EngineeringComputer ScienceElectrical EngineeringComputational ElectromagneticsField-programmable Gate ArraysReconfigurable ComputingAccelerator ArchitectureField-programmable Gate Array ArchitectureFinite Difference Time Domain AnalysisFpga ArchitectureHardware AccelerationReconfigurable AcceleratorsAcceleratorsDatapath DesignField-programmable Gate Array AccelerationField-programmable Gate Array AcceleratorsFinite Difference Time Domain ModelingFinite Difference Time Domain SimulationHost Interface DesignThree-dimensional Fpga Architecture
In order to take advantage of the significant benefits afforded by computational electromagnetic techniques, such as the finite-difference time-domain (FDTD) method, solvers capable of analyzing realistic problems in a reasonable time frame are required. Although software-based solvers are frequently used, they are often too slow to be of practical use. To speed up computations, hardware-based implementations of the FDTD method have been recently proposed. In this paper, we present our most recent progress in the area of FPGA-based 3D FDTD accelerators. Three aspects of the design are discussed, including the host-PC interface, memory hierarchy, and computational datapath. Implementation and benchmarking results are also presented, demonstrating that this accelerator is capable of at least three-fold speedups over thirty-node PC clusters.
7