A new single-poly flash memory cell with low-voltage and low-power operations for embedded applications

Abstract

Discusses a new single-poly flash memory cell structure on triple-well CMOS technology and new program/erase schemes with operating voltage not exceeding /spl plusmn/V/sub cc/. Conventional single-poly EPROM, although fully compatible with standard CMOS fabrication, suffers from high-voltage operation, slow programming, and incapability of electrical erase. This new flash cell and program/erase schemes are promising for low-voltage and low-power nonvolatile memory applications in CMOS mixed-signal circuits of system-on-a-chip.