Contact-pad design for high-frequency silicon measurements

Abstract

We measure and compare the electrical parasitics of contact pads of different designs fabricated on silicon integrated circuits and develop a strategy for reducing the parasitics. We used an on-wafer probe system calibrated with the multiline through-reflect-line (TRL) probe-tip calibration.