An overview of design techniques for CMOS phase detectors

Abstract

An overview of the recent developments in the design techniques of CMOS phase detectors and an in-depth examination of the advantages and limitations of these techniques are presented. Both linear and nonlinear phase detectors are examined. Critical design issues, such as, sampling mechanism, lock condition, sensitivity to input data pattern, and reliability are investigated in detail.