Publication | Closed Access
High-frequency clock operation of Josephson 256-word×16-bit RAMs
44
Citations
7
References
1999
Year
Low-power ElectronicsHardware SecurityElectrical EngineeringEngineeringVlsi DesignPower CircuitHigh-frequency DeviceSynchronous DesignComputer EngineeringComputer ArchitectureElectronic CircuitMicroelectronicsHigh-frequency Clock OperationMemory ArchitectureJosephson Regulator
A Josephson 256-word/spl times/16-bit RAM that includes a power circuit has been developed to enable high-frequency clock operation. This RAM consists of a 4/spl times/4 matrix array of 256 RAM blocks, impedance-matched lines, and signal amplifiers. A power-supply circuit, composed of a transformer and a Josephson regulator, is included in each 256 RAM block. Fail bit maps for the 256 RAM block were measured, and perfect operation with a 100% bit yield was obtained. The 256 RAM block functioned up to a clock frequency of 1.07 GHz. We succeeded in feeding a large high-frequency current of more than 2 A into the entire 256-word/spl times/16-bit RAM. The 256-word/spl times/16-bit RAM therefore functioned up to a clock frequency of 620 MHz.
| Year | Citations | |
|---|---|---|
Page 1
Page 1