Publication | Closed Access
Computation-in-memory based parallel adder
23
Citations
32
References
2015
Year
Unknown Venue
EngineeringComputer ArchitectureParallel ImplementationParallel AdderMulti-channel Memory ArchitectureParallel SoftwareHigh-performance ArchitectureComputing SystemsParallel ComputingElectrical EngineeringComputer EngineeringComputer ScienceMicroelectronicsMemory ArchitectureHardware AccelerationMemory BottleneckParallel ProcessingMassive ParallelismParallel ProgrammingIn-memory Computing
Today's computing systems suffer from memory/communication bottleneck, resulting in energy and performance inefficiency. This makes them incapable to solve data-intensive applications within economically acceptable limits. Computation-In-Memory (CIM) architecture, based on the integration of storage and computation in the same physical location using non-volatile memristor technology offers a potential solution for the memory bottleneck. This paper presents a CIM based parallel adder, and shows its potentials and superiority for intensive computing and massive parallelism by comparing it with state-of-the art computing systems including multicore, GPU and FPGA architecture. The results show that CIM based parallel adder can achieve at least two orders of magnitude improvement in computational efficiency, energy efficiency and area efficiency.
| Year | Citations | |
|---|---|---|
Page 1
Page 1