Characterization and modeling of three CMOS diode structures in the CDM to HBM timeframe

Abstract

We present advanced TLP measurement techniques down to 1.2ns pulses. We compare gated, STI and abutted tie diodes and introduce a compact model with a new thermal equivalent circuit fitting data in the entire CDM to HBM timeframe. Further, we compare diode area efficiency in a full ESD protection network.