Concepedia

Publication | Closed Access

A 16b ΣΔ pipeline ADC with 2.5 MHz output data-rate

31

Citations

5

References

2002

Year

Abstract

A 16b 2.5 MHz A/D converter in 0.6 /spl mu/m CMOS addresses the need for wide dynamic range A/D converters with bandwidths in excess of 1 MHz in multi-tone communication. This A/D converter combines the advantages of /spl Sigma//spl Delta/ and pipeline A/D conversion techniques to provide wide dynamic range at a low-oversampling ratio. The device operates at a 20 MHz clock rate, 2.5 MHz output rate (8/spl times/ oversampling), and provides 89 dB SNR over a 1.25 MHz input bandwidth.

References

YearCitations

Page 1