2010 · 16 citations · 7 references
A new optimal arbiter is designed. We proposed a set of optimal Boolean functions and the corresponding circuit for it, and showed that the arbitration Boolean functions de-rived are optimal (simplest). This new arbiter is fair for any input combinations and faster than all previous arbiters we knew. Using Synopsys design tools with TSMC 0.18μm technology, the design results have shown that our arbiter has 22.8 % improvement of exe-cution time and 39.1 % of cost (area) reduction compared with the existing fastest arbiter, SA [7]. Because of this small arbiter’s the high-performance, it is extremely useful for the realizations of NoC routers, MPSoC arbitration, and ultra-high- speed switches. This new arbiter is being applied for a patent of the R.O.C. (application No.: 0972020612-0).
7
Networks on chips: a new SoC paradigm
Luca Benini, Giovanni De Micheli · Computer · 2002 · 3.7K citations · Full text
Hardware Security, System On Chip, Design Space Exploration +14
Designing and implementing a fast crossbar scheduler
Pankaj Gupta, Nick McKeown · IEEE Micro · 1999 · 230 citations
Cross-layer Optimization, Engineering, Computer Architecture +16
Round-robin arbiter design and generation
Eung S. Shin, Vincent J. Mooney, George F. Riley · 2002 · 133 citations