Trap-And-Emulate Virtualization is a virtualization technique that belongs to the class of full virtualization methods, distinguished by its mechanism of intercepting privileged processor instructions through traps and subsequently emulating their intended behavior in the hypervisor to maintain the illusion of direct hardware access for guest operating systems.
5
Publications
755
Citations
6
Authors
4
Institutions
Publications per year
2017–2026
0
Parents
Publications
5
1–5 of 5
Authors
6
- OA
4
h-index
- KA
4
h-index
- HG
1
h-index
- JL
1
h-index
- YD
1
h-index
1–5 of 6
Institutions
4
Kitware (United States)
New York, United States
4 h-index
8 publications
1.5K citations
Shanghai Jiao Tong University
Shanghai, China
1 h-index
3 publications
39 citations
Tongji University
Shanghai, China
1 h-index
1 publications
13 citations
Intel (United States)
Santa Clara, United States
1 h-index
1 publications
13 citations
1–4 of 4
Venues
- ACM SIGARCH Computer Architecture News
1 publications · 28 citations
1
h-index
- ACM SIGPLAN Notices
1 publications · 54 citations
1
h-index
- ACM SIGOPS Operating Systems Review
1 publications · 42 citations
1
h-index
- IEEE Journal on Selected Areas in Communications
1 publications · 13 citations
1
h-index
1–4