Tamper-resistant Technologies
Tamper-Resistant Technologies is a class of technological protection measures designed to prevent, deter, or detect unauthorized modification, access, or circumvention of digital systems, software, or content through the application of hardware, software, or cryptographic safeguards that enhance system integrity and security.
127
Publications
10.2K
Citations
398
Authors
160
Institutions
Publications per year
2017–2026
51
Variants
Tamper-resistant Technology
127
Tamper resistance: a cautionary note
Ross Anderson, Markus Kühn · 1996 · 909 citations
Combining Crypto with Biometrics Effectively
Feng Hao, Ross Anderson, John Daugman · IEEE Transactions on Computers · 2006 · 601 citations
Enforcing service availability in mobile ad-hoc WANs
Levente Buttyán, Jean‐Pierre Hubaux · 2000 · 570 citations · Full text
1–5 of 127
398
5
h-index
5
h-index
4
h-index
4
h-index
4
h-index
1–5 of 398
160
University of Cambridge
Cambridge, United Kingdom
6 h-index
11 publications
4.3K citations
Stanford University
Stanford, United States
6 h-index
27 publications
5.7K citations
Purdue University West Lafayette
West Lafayette, United States
4 h-index
8 publications
1.3K citations
Microsoft (United States)
Redmond, United States
4 h-index
4 publications
190 citations
École Polytechnique Fédérale de Lausanne
Lausanne, Switzerland
3 h-index
7 publications
1.8K citations

United States Air Force Research Laboratory
Wright-Patterson AFB, United States
3 h-index
4 publications
87 citations
Fraunhofer Institute for Applied and Integrated Security
Garching, Germany
3 h-index
10 publications
292 citations
The University of Tokyo
Tokyo, Japan
3 h-index
9 publications
215 citations
1–8 of 160
Conference · 2 publications · 102 citations
2
h-index
JAMC · 2 publications · 47 citations
2
h-index
2 publications · 640 citations
2
h-index
BFRONT · 2 publications · 54 citations
2
h-index
2 publications · 144 citations
2
h-index
1–5