Secure Memory Protection
Secure Memory Protection is a hardware and software-based security mechanism that enforces controlled access to memory regions by defining privileged boundaries and permissions, thereby preventing unauthorized or malicious modifications and disclosures of sensitive data during program execution in embedded systems.
121
Publications
9.4K
Citations
388
Authors
128
Institutions
Publications per year
2017–2026
47
Parents
121
J. Alex Halderman, Seth David Schoen, Nadia Heninger et al. · Communications of the ACM · 2009 · 966 citations
SWATT: software-based attestation for embedded devices
Abhijith Seshadri, Adrian Perrig, Leendert van Doorn et al. · 2004 · 701 citations
David Garlan, Robert T. Monroe, David S. Wile · 2010 · 665 citations
1–5 of 121
388
5
h-index
5
h-index
5
h-index
4
h-index
4
h-index
1–5 of 388
128
Georgia Institute of Technology
Atlanta, United States
10 h-index
21 publications
2.4K citations
University of Cambridge
Cambridge, United Kingdom
8 h-index
52 publications
3.6K citations
North Carolina State University
Raleigh, United States
6 h-index
16 publications
1.5K citations

Vrije Universiteit Amsterdam
Amsterdam, The Netherlands
5 h-index
20 publications
1.9K citations
Massachusetts Institute of Technology
Cambridge, United States
5 h-index
18 publications
961 citations
SRI International
Menlo Park, United States
4 h-index
10 publications
929 citations

University of British Columbia
Vancouver, Canada
4 h-index
6 publications
217 citations

University of Toronto
Toronto, Canada
4 h-index
16 publications
504 citations
1–8 of 128
4 publications · 292 citations
4
h-index
3 publications · 49 citations
3
h-index
2 publications · 30 citations
2
h-index
2 publications · 115 citations
2
h-index
Repository · 1 publications · 73 citations
1
h-index
1–5