Programmable Dma Engines
Programmable DMA Engines is a specialized class of hardware accelerators that enables user-configurable, direct memory access operations by allowing software-defined control over data transfer parameters, arbitration policies, and scheduling mechanisms, distinguishing it from fixed-function DMA controllers through its support for reprogrammable logic and adaptive execution behavior.
14
Publications
597
Citations
59
Authors
21
Institutions
Publications per year
2017–2026
2
Parents
14
Offloading distributed applications onto smartNICs using iPipe
Ming Liu, Tianyi Cui, Henry N. Schuh et al. · 2019 · 177 citations
High Performance Packet Processing with FlexNIC
Antoine Kaufmann, Simon Peter, Naveen Kr. Sharma et al. · 2016 · 124 citations · Full text
Alex Ramírez, Felipe Cabarcas, Ben Juurlink et al. · IEEE Micro · 2010 · 49 citations
1–5 of 14
59
3
h-index
3
h-index
3
h-index
3
h-index
3
h-index
1–5 of 59
21
University of Washington
Seattle, United States
3 h-index
12 publications
1.2K citations
The University of Texas at Austin
Austin, United States
3 h-index
3 publications
312 citations
Karlsruhe Institute of Technology
Karlsruhe, Germany
3 h-index
19 publications
367 citations
CEA Grenoble
Grenoble, France
1 h-index
6 publications
468 citations
Istituto Nazionale di Fisica Nucleare
Rome, Italy
1 h-index
3 publications
51 citations
Heidelberg University
Heidelberg, Germany
1 h-index
4 publications
64 citations

Delft University of Technology
Delft, The Netherlands
1 h-index
4 publications
196 citations

Sapienza University of Rome
Rome, Italy
1 h-index
3 publications
36 citations
1–8 of 21
2 publications · 42 citations
2
h-index
1 publications · 20 citations
1
h-index
1 publications · 49 citations
1
h-index
JINST · 1 publications · 18 citations
1
h-index
1 publications · 78 citations
1
h-index
1–5