Processor Interconnection Topologies
Processor Interconnection Topologies is a structural framework that defines the specific arrangement and interconnection patterns of processing elements in a multiprocessor system, distinguishing it by determining the communication pathways, scalability, and performance characteristics relative to alternative configurations.
114
Publications
12K
Citations
300
Authors
121
Institutions
Publications per year
2017–2026
4
Variants
Processor Interconnect Topologies
Parents
114
A Survey of Interconnection Networks
Tse-Yun Feng · Computer · 1981 · 796 citations
POWER4 system microarchitecture
Joel M. Tendler, J. S. Dodson, J. S. Fields et al. · IBM Journal of Research and Development · 2002 · 658 citations
TILE64 - Processor: A 64-Core SoC with Mesh Interconnect
Shane Bell, Bruce Edwards, John Amann et al. · 2008 · 641 citations
1–5 of 114
300
3
h-index
3
h-index
2
h-index
2
h-index
2
h-index
1–5 of 300
121
Intel (United States)
Santa Clara, United States
5 h-index
21 publications
4.8K citations
Purdue University West Lafayette
West Lafayette, United States
4 h-index
6 publications
472 citations
University of Wisconsin–Madison
Madison, United States
3 h-index
9 publications
239 citations
AT&T (United States)
Bedminster, United States
3 h-index
3 publications
244 citations
University of Illinois Urbana-Champaign
Urbana, United States
3 h-index
5 publications
892 citations
North Carolina State University
Raleigh, United States
2 h-index
4 publications
240 citations
The Ohio State University
Columbus, United States
2 h-index
3 publications
852 citations
Advanced Micro Devices (Canada)
Markham, Canada
2 h-index
6 publications
1.2K citations
1–8 of 121
13 publications · 1.2K citations
13
h-index
7 publications · 1.2K citations
7
h-index
6 publications · 1.5K citations
6
h-index
5 publications · 295 citations
5
h-index
4 publications · 100 citations
4
h-index
1–5