Power-aware Compilation
Power-Aware Compilation is a compiler-level optimization technique that belongs to the class of power-aware design methods, specifically distinguished by its integration of energy consumption models into the code translation and optimization process to minimize the power usage of compiled programs on target hardware architectures.
61
Publications
2.7K
Citations
155
Authors
64
Institutions
Publications per year
2017–2026
11
Parents
61
Assigning Program and Data Objects to Scratchpad for Energy Reduction
Stefan Steinke, Lars Wehmeyer, Bo-Sik Lee et al. · 2002 · 316 citations
Compilation techniques for low energy: an overview
Vivek Tiwari, Sharad Malik, A. Wolfe · 2002 · 188 citations
Ranking programming languages by energy efficiency
Rui Pereira, Marco Couto, Francisco Ribeiro et al. · Science of Computer Programming · 2021 · 175 citations · Full text
Influence of compiler optimizations on system power
Mahmut Kandemir, N. Vijaykrishnan, M.J. Irwin et al. · 2000 · 164 citations · Full text
1–5 of 61
155
7
h-index
5
h-index
5
h-index
5
h-index
4
h-index
1–5 of 155
64

Pennsylvania State University
State College, United States
8 h-index
31 publications
1.8K citations
TU Dortmund University
Dortmund, Germany
6 h-index
19 publications
2.4K citations
Arizona State University
Tempe, United States
4 h-index
7 publications
392 citations

Uppsala University
Uppsala, Sweden
3 h-index
15 publications
365 citations
Intel (United States)
Santa Clara, United States
3 h-index
5 publications
74 citations
Northwestern University
Evanston, United States
3 h-index
10 publications
148 citations
University of California, Irvine
Irvine, United States
3 h-index
6 publications
135 citations

University of Beira Interior
Covilha, Portugal
2 h-index
2 publications
208 citations
1–8 of 64
TODAES · 2 publications · 37 citations
2
h-index
JSS · 2 publications · 49 citations
2
h-index
2 publications · 32 citations
2
h-index
2 publications · 58 citations
2
h-index
1 publications · 47 citations
1
h-index
1–5