Memory Coherence Protocols
Memory Coherence Protocols is a mechanism in distributed memory systems that ensures consistent views of shared data across multiple processing nodes by governing how updates to cached data are propagated and synchronized.
122
Publications
7.9K
Citations
330
Authors
95
Institutions
Publications per year
2017–2026
4
Parents
122
The Stanford FLASH multiprocessor
Jeffrey S. Kuskin, David Ofelt, Mark Heinrich et al. · International Symposium on Computer Architecture · 1994 · 670 citations
Transactional Memory Coherence and Consistency
Lance Hammond, Vicky Wong, Mike Y. Chen et al. · ACM SIGARCH Computer Architecture News · 2004 · 647 citations
Distributed shared memory: a survey of issues and algorithms
Bill Nitzberg, Virginia Lo · Computer · 1991 · 425 citations
The Stanford FLASH multiprocessor
Jeffrey S. Kuskin, David Ofelt, Mark Heinrich et al. · 2002 · 270 citations
1–5 of 122
330
8
h-index
8
h-index
7
h-index
6
h-index
6
h-index
1–5 of 330
95
University of Wisconsin–Madison
Madison, United States
15 h-index
64 publications
3.5K citations
Stanford University
Stanford, United States
10 h-index
84 publications
22.4K citations
Massachusetts Institute of Technology
Cambridge, United States
6 h-index
16 publications
541 citations
University of Illinois Urbana-Champaign
Urbana, United States
6 h-index
19 publications
1.9K citations
Institut de Recherche en Informatique et Systèmes Aléatoires
Rennes, France
4 h-index
10 publications
289 citations

University of Rochester
Rochester, United States
4 h-index
8 publications
200 citations
Universitat Politècnica de València
Valencia, Spain
4 h-index
18 publications
888 citations
Institut national de recherche en sciences et technologies du numérique
Le Chesnay-Rocquencourt, France
4 h-index
11 publications
382 citations
1–8 of 95
10 publications · 1.2K citations
10
h-index
5 publications · 244 citations
5
h-index
TPDS · 5 publications · 181 citations
5
h-index
2 publications · 28 citations
2
h-index
Conference · 2 publications · 23 citations
2
h-index
1–5