Intra-Clock Timing Semantics is a timing analysis framework that characterizes the temporal behavior of digital circuits within a single clock cycle by modeling propagation delays, setup and hold times, and sequential element interactions relative to clock edges.