Instruction Set Emulation is a computational preservation method that simulates the behavior of a target processor’s instruction set architecture in software, enabling the execution of legacy machine code on modern hardware by replicating the original processor’s operational semantics.
15
Publications
1.6K
Citations
36
Authors
14
Institutions
Publications per year
2017–2026
2
Parents
Publications
15
Shade: a fast instruction-set simulator for execution profiling
Bob Cmelik, David Keppel · 1994 · 642 citations
Lorenzo Martignoni, Roberto Paleari, Giampaolo Fresi Roglia et al. · 2009 · 141 citations
1–5 of 15
Authors
36
- DD
2
h-index
- TP
2
h-index
- DS
2
h-index
- EG
2
h-index
- BC
2
h-index
1–5 of 36
Institutions
14
Columbia University
New York, United States
2 h-index
4 publications
74 citations
Microsystems (United Kingdom)
Warrington, United Kingdom
2 h-index
2 publications
756 citations
University of Washington
Seattle, United States
2 h-index
2 publications
756 citations
University of New Mexico
Albuquerque, United States
1 h-index
5 publications
180 citations
Rice University
Houston, United States
1 h-index
2 publications
86 citations
Sandia National Laboratories
Albuquerque, United States
1 h-index
1 publications
23 citations
RWTH Aachen University
Aachen, Germany
1 h-index
4 publications
60 citations
Centre National de la Recherche Scientifique
Paris, France
1 h-index
3 publications
30 citations
1–8 of 14
Venues
- ACM SIGMETRICS Performance Evaluation Review
PER · 1 publications · 114 citations
1
h-index
- Digital technical journal
1 publications · 125 citations
1
h-index
- Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE
1 publications · 14 citations
1
h-index
1–3