Heterogeneous Core Design
Heterogeneous Core Design is a processor microarchitecture strategy in which a single integrated circuit incorporates functionally similar but structurally and performance-divergent core types, differing in instruction set compatibility, execution pipeline complexity, power consumption, or computational throughput, to optimize overall system efficiency across diverse workload domains.
113
Publications
4.9K
Citations
512
Authors
130
Institutions
Publications per year
2017–2026
29
113
C.H. van Berkel · Design, Automation, and Test in Europe · 2009 · 168 citations
The Aircraft Reactor Experiment—Design and Construction
E.S. Bettis, Robert Schroeder, G.A. Cristy et al. · Nuclear Science and Engineering · 1957 · 148 citations
1–5 of 113
512
7
h-index
Korea Advanced Institute of Science and Technology, South Korea
6 publications · 194 citations
6
h-index
5
h-index
4
h-index
4
h-index
1–5 of 512
130
Korea Advanced Institute of Science and Technology
Daejeon, South Korea
7 h-index
36 publications
1.1K citations

Hokkaido University
Sapporo, Japan
6 h-index
11 publications
850 citations
Intel (United States)
Santa Clara, United States
6 h-index
18 publications
922 citations
University of California San Diego
San Diego, United States
6 h-index
13 publications
1.3K citations
University of Michigan
Ann Arbor, United States
6 h-index
20 publications
448 citations
Argonne National Laboratory
Lemont, United States
4 h-index
13 publications
280 citations
Tsinghua University
Beijing, China
4 h-index
19 publications
642 citations
North Carolina State University
Raleigh, United States
4 h-index
13 publications
748 citations
1–8 of 130
6 publications · 97 citations
6
h-index
4 publications · 146 citations
4
h-index
2 publications · 49 citations
2
h-index
ELEX · 2 publications · 407 citations
2
h-index
Conference · 2 publications · 187 citations
2
h-index
1–5