Heterogeneous Computing Architecture
Heterogeneous Computing Architecture is a hardware architecture that integrates functionally distinct processing units—such as CPUs, GPUs, FPGAs, and accelerators—within a single system to enable parallel execution of diverse computational workloads more efficiently than homogeneous architectures.
606
Publications
26.9K
Citations
2.3K
Authors
608
Institutions
Publications per year
2017–2026
214
Parents
606
The Scalable Heterogeneous Computing (SHOC) benchmark suite
Anthony Danalis, Gabriel Marin, Collin McCurdy et al. · 2010 · 668 citations
GPUs and the Future of Parallel Computing
Stephen W. Keckler, William J. Dally, Brucek Khailany et al. · IEEE Micro · 2011 · 664 citations
1–5 of 606
2.3K
10
h-index
10
h-index
8
h-index
7
h-index
7
h-index
1–5 of 2.3K
608

Oak Ridge National Laboratory
Oak Ridge, United States
16 h-index
60 publications
8.7K citations
Universitat Politècnica de Catalunya
Barcelona, Spain
12 h-index
45 publications
6.6K citations
Intel (United States)
Santa Clara, United States
12 h-index
51 publications
2.7K citations
University of Illinois Urbana-Champaign
Urbana, United States
12 h-index
37 publications
4.7K citations
University of California, Los Angeles
Los Angeles, United States
12 h-index
31 publications
2K citations

Barcelona Supercomputing Center
Barcelona, Spain
12 h-index
34 publications
6.3K citations
University of Tennessee at Knoxville
Knoxville, United States
11 h-index
36 publications
2.1K citations

Washington State University
Pullman, United States
10 h-index
30 publications
1.1K citations
1–8 of 608
12 publications · 904 citations
12
h-index
TPDS · 11 publications · 720 citations
11
h-index
11 publications · 1.2K citations
11
h-index
11 publications · 258 citations
11
h-index
10 publications · 344 citations
10
h-index
1–5