Dispatch Logic
Dispatch Logic is a processor microarchitectural component that directs decoded instructions to execution units based on data availability and resource readiness, distinguishing itself by enabling out-of-order execution through dynamic scheduling decisions.
9
Publications
348
Citations
28
Authors
16
Institutions
Publications per year
2017–2026
4
Parents
9
Julia: dynamism and performance reconciled by design
Jeff Bezanson, Jiahao Chen, Benjamin Chung et al. · Proceedings of the ACM on Programming Languages · 2018 · 128 citations · Full text
1–5 of 9
28
King Abdullah University of Science and Technology, Saudi Arabia
1 publications · 38 citations
1
h-index
1
h-index
1
h-index
1
h-index
1
h-index
1–5 of 28
16
Capital One (United States)
Tysons Corner, United States
1 h-index
1 publications
128 citations
Ericsson (Sweden)
Kista, Sweden
1 h-index
1 publications
18 citations
Northeastern University
Boston, United States
1 h-index
3 publications
384 citations

University of Alberta
Edmonton, Canada
1 h-index
3 publications
54 citations

King Abdullah University of Science and Technology
Jeddah, Saudi Arabia
1 h-index
2 publications
76 citations

Beijing Institute of Petrochemical Technology
Beijing, China
1 h-index
1 publications
38 citations
Advanced Micro Devices (United States)
Sunnyvale, United States
1 h-index
2 publications
46 citations
University of Wisconsin–Madison
Madison, United States
1 h-index
2 publications
30 citations
1–8 of 16
1 publications · 38 citations
1
h-index
1 publications · 18 citations
1
h-index
ERL · 1 publications · 50 citations
1
h-index
1 publications · 36 citations
1
h-index
PACMPL · 1 publications · 128 citations
1
h-index
1–5