Clock Mesh Networks
Clock Mesh Network is a type of clock distribution network that employs a highly interconnected grid-like wiring structure to enhance clock skew robustness and mitigate process, voltage, and temperature variations in high-performance integrated circuits.
21
Publications
462
Citations
57
Authors
17
Institutions
Publications per year
2017–2026
0
Variants
Clock Meshes
Parents
21
Local clock skew minimization using blockage-aware mixed tree-mesh clock network
Linfu Xiao, Zigang Xiao, Zaichen Qian et al. · 2010 · 31 citations
1–5 of 21
57
5
h-index
3
h-index
3
h-index
3
h-index
3
h-index
1–5 of 57
17
Texas A&M University
College Station, United States
6 h-index
21 publications
445 citations
The University of Texas at Austin
Austin, United States
3 h-index
4 publications
138 citations

National Taiwan University
Taipei, Taiwan
2 h-index
8 publications
120 citations
Oracle (United States)
Austin, United States
2 h-index
2 publications
36 citations
Synopsys (Switzerland)
Zurich, Switzerland
2 h-index
2 publications
36 citations
University of California San Diego
San Diego, United States
2 h-index
8 publications
172 citations
Texas Instruments (United States)
Dallas, United States
2 h-index
2 publications
75 citations
Synopsys (United States)
Mountain View, United States
2 h-index
2 publications
36 citations
1–8 of 17
ICCAD · 3 publications · 64 citations
3
h-index
Conference · 2 publications · 41 citations
2
h-index
Conference · 2 publications · 71 citations
2
h-index
2 publications · 46 citations
2
h-index
1 publications · 34 citations
1
h-index
1–5