Concepedia

Min-Hsien Lin

ML

Statistics

Publications

3

Citations

46

H-Index

3

Active since

2004

Affiliations

Intel (United States)(Current)

Intel (United Kingdom)

Min-Hsien Lin is an author at Intel (United States) specializing in design for testability, engineering, and built-in self-test.

Publications per year

2004–2014

3

Publications

3

An optimized DFT and test pattern generation strategy for an Intel high performance microprocessor

D.M. Wu, Min-Hsien Lin, M. Swetha Reddy et al. · 2005 · 16 citations

, , +13

Utilizing Circuit Structure for Scan Chain Diagnosis

Wei-Hen Lo, Ang-Chih Hsieh, Chien-Ming Lan et al. · IEEE Transactions on Very Large Scale Integration (VLSI) Systems · 2014 · 16 citations

, , +14

II-DFT: a hybrid dft architecture for low-cost high quality structural testing

D.M. Wu, Min-Hsien Lin, Subhasish Mitra et al. · 2004 · 14 citations

, , +11

1–3 of 3