Daher Kaiss is an author at Intel (United States) specializing in engineering, formal verification, and formal methods.
Top concepts
EngineeringVerificationFormal MethodsComputer ScienceProgram AnalysisFormal VerificationComputer EngineeringComputer ArchitectureSystems EngineeringHardware Verification
Publications per year
2002–2009
5
5
An enhanced cut-points algorithm in formal equivalence verification
Zurab Khasidashvili, John Moondanos, Daher Kaiss et al. · 2002 · 13 citations
Engineering, Hardware Verification Language, Verification +20
Seqver : A Sequential Equivalence Verifier for Hardware Designs
Daher Kaiss, Silvian Goldenberg, Ziyad Hanna et al. · Proceedings, IEEE International Conference on Computer Design/Proceedings - IEEE International Conference on Computer Design · 2006 · 12 citations
Hardware Modeling, Engineering, Hardware Verification Language +20
Rows per page
1–5 of 5