Concepedia
1
Publications
10
Citations
H-Index
2015
Active since
Publications per year
2015–2015
An FPGA implementation of high speed and area efficient double-precision floating point multiplier using Urdhva Tiryagbhyam technique
Y. Srinivasa Rao, M. Kamaraju, D V S Ramanjaneyulu · 2015 · 10 citations
Rows per page
1–1 of 1