Harsh Sohal - Concepedia

Author

Harsh Sohal

Jaypee University of Information Technology ORCID

Also Known As

Dr. Harsh Sohal, Harsh Sohal, Krishna Gopal

Publications

546

Citations

H-Index

Concepts

All Affiliations

Jaypee University of Information Technology Kyung Hee University The University of Sydney Chitkara University Himachal Pradesh University

About

Harsh Sohal is an author at Jaypee University of Information Technology specializing in engineering, computer engineering, and computer architecture.

Top Concepts

#	Concept	H-Index	Publications	Citations
1	Engineering	10	10	352
2	Health Sciences	1	1	129
3	Medicine	1	1	13
4	Public Health	1	1	13
5	Biomedical Engineering	1	1	129

Harsh Sohal

Publications

463

Citations

H-Index

Page 1

	Year	Citations
Multi-Frequency Electrical Impedance Tomography System With Automatic Self-Calibration for Long-Term Monitoring Hun Wi, Harsh Sohal, Alistair McEwan, IEEE Transactions on Biomedical Circuits and Systems Computed TomographyMedical ElectronicsEngineeringLong-term MonitoringMeasurement	2013	129
Considerations for Ultra-Low-Power VLSI Design—A Survey Anjali Sharma, Harsh Sohal Journal of Nanoelectronics and Optoelectronics Low-power ElectronicsElectrical EngineeringEngineeringVlsi DesignVlsi Architecture	2016	38
Performance evaluation of wideband bio-impedance spectroscopy using constant voltage source and constant current source Youssoufa Mohamadou, Tong In Oh, Hun Wi, Measurement Science and Technology Impedance ConvertersElectrical EngineeringMedical ElectronicsEngineeringCurrent Source Bis	2012	37
A novel parallel prefix adder for optimized Radix-2 FFT processor Garima Thakur, Harsh Sohal, Shruti Jain Multidimensional Systems and Signal Processing EngineeringHardware AccelerationHigh-performance ArchitectureParallel ProcessingMany-core Architecture	2021	28
Sleepy CMOS-Sleepy Stack (SC-SS): A Novel High Speed, Area and Power Efficient Technique for VLSI Circuit Design Anjali Sharma, Harsh Sohal, Harsimran Jit Kaur Journal of Circuits Systems and Computers Novel High SpeedEngineeringVlsi DesignVlsi Circuit DesignSleepy Stack Technique	2018	24
A Novel ASIC-Based Variable Latency Speculative Parallel Prefix Adder for Image Processing Application Garima Thakur, Harsh Sohal, Shruti Jain Circuits Systems and Signal Processing EngineeringHardware AccelerationHigh-performance ArchitectureParallel ProcessingComputer Engineering	2021	24
Design and Analysis of High-Speed Parallel Prefix Adder for Digital Circuit Design Applications Garima Thakur, Harsh Sohal, Shruti Jain 2020 International Conference on Computational Performance Evaluation (ComPE) Hardware SecurityElectrical EngineeringEngineeringVlsi DesignCircuit Design	2020	23
Design of a microscopic electrical impedance tomography system for 3D continuous non-destructive monitoring of tissue culture Eunjung Lee, Hun Wi, Alistair McEwan, BioMedical Engineering OnLine	2014	22
Electrical impedance imaging system using FPGAs for flexibility and interoperability Harsh Sohal, Hun Wi, Alistair McEwan, BioMedical Engineering OnLine	2014	22
Area and power analysis of adiabatic 2×1 multiplexer design on 65nm CMOS technology Anjali Sharma, Harsh Sohal, Kulbhushan Sharma EngineeringVlsi DesignEnergy EfficiencyComputer ArchitectureMux Designs	2016	18

Page 1