Publication | Closed Access
Accelerating Stencil-Based Computations by Increased Temporal Locality on Modern Multi- and Many-Core Architectures
18
Citations
9
References
2008
Year
Unknown Venue
EngineeringGpu BenchmarkingComputer ArchitectureIncreased Temporal LocalityParallel Stencil ComputationsGpu ComputingHardware SecurityHigh-performance ArchitectureStencil ComputationsParallel ComputingManycore ProcessorStencil-based ComputationsMassively-parallel ComputingComputer EngineeringComputer ScienceMany-core ArchitecturesComputational ScienceGpu ArchitectureHardware AccelerationMany-core ArchitectureParallel ProgrammingTemporal Locality
Stencil computations arise in a wide range of applications of computational sciences. This paper focuses on stencil computations arising in the context of a biomedical simulation. Compute-intensive bio-medical simulations represent an attractive application for the Cell Broadband Engine Architecture (CBEA) and for graphics processing units (GPUs) as hardware accelerators. Due to the low arithmetic intensity of stencil computations and bandwidth limitations of the compute hardware, the performance is usually only a fraction of peak performance. We detail an implementation of parallel stencil computations on the CBEA and GPUs, which improves performance by exploiting temporal locality. We report on performance improvements over CPU implementations.
| Year | Citations | |
|---|---|---|
Page 1
Page 1