IEEE Journal of Solid-State Circuits · 2014 · 20 citations · 18 references
EngineeringElectrical EngineeringAnalog ElectronicsMicroelectronicsMicrowave EngineeringCmos Circuit DesignComplementary Metal-oxide-semiconductor TechnologyMicrowave AmplifiersPower AmplifiersPower ManagementTransistor BiasingCmos Analog Circuit DesignLinear Power AmplifiersPower Added EfficiencyPower Amplifier DesignPower Amplifier NonlinearityPower Amplifier StagesPredistortion LinearizationRadio Frequency Power Amplifiers
A linear power amplifier (PA) is proposed for EDGE application in cellular and PCS bands, using a standard 0.18 μm CMOS technology. The linear PA is adaptively biased according to its power level to efficiently enhance AM-AM characteristics. Nonlinear gate-drain capacitance (C gd) of power transistors, which is one of the major sources of AM-PM nonlinearity, is effectively linearized by adding an additional capacitor in series. The prototype CMOS PA achieves power added efficiencies of 22% and 23% at output powers of 28.5 dBm and 27.5 dBm, at 870 MHz and 1.8 GHz, respectively. The proposed PA meets the class E2 power requirement satisfying error vector magnitude (EVM) and adjacent channel power ratio (ACPR) specifications with EDGE modulated signals.
18
Calogero D. Presti, Francesco Carrara, Antonino Scuderi et al. · IEEE Journal of Solid-State Circuits · 2009 · 167 citations