CERN Document Server (European Organization for Nuclear Research) · 2008 · 16 citations · 0 references
EngineeringComputer EngineeringElectrical EngineeringMicroelectronicsParticle PhysicsSemiconductor DevicesAccelerator ArchitectureAccelerator IntegrationAccelerator PhysicsCmos Circuit DesignDetector TechnologyMixed-signal IntegrationDetector Readout ElectronicsPixel ArchitectureReadout Integrated CircuitsSilicon Pixel Detector ArraysSilicon Pixel Detectors
Motivated by the upcoming upgrade of the ATLAS hybrid pixel detector, a new Front-End (FE) IC is being developed in a 130nm technology to face the tightened requirements of the upgraded pixel system. The main design goals are the reduction of material and a decrease in power consumption combined with the capability to handle the higher hit rates that will result from the upgraded machine. New technology features like the higher integration density for digital circuits, better radiation tolerance and Triple-Well transistors are used for optimization and the implementation of new concepts. A description of the ongoing design work is given, focusing more on the analog part and peripheral design blocks.