Publication | Closed Access
Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors
54
Citations
0
References
2012
Year
Hardware SecurityNon-volatile MemoryElectrical EngineeringEngineeringEmbedded ProcessorsComputer ArchitectureComputer EngineeringMemory DeviceComputer ScienceParallel ComputingMicroelectronicsMemory ArchitectureMulti-channel Memory Architecture
No additional data available for this publication yet. Check back later!