Publication | Closed Access
21.3 A Fully Integrated 2.7µW -70.2dBm-Sensitivity Wake-Up Receiver with Charge-Domain Analog Front-End, -16.5dB-SIR, FEC and Cryptographic Checksum
18
Citations
4
References
2021
Year
Unknown Venue
Charge-domain Analog Front-endEngineeringWireless LanAnalog DesignWireless ComputingUlp Wakeup ReceiversElectromagnetic CompatibilityHardware SecurityWireless SecurityCryptographic ChecksumMixed-signal Integrated CircuitInternet Of ThingsError CorrectionElectrical EngineeringComputer EngineeringMicroelectronicsLow-power ElectronicsPrecise Time Synchronization-70.2Dbm-sensitivity Wake-up Receiver
Ultra-low-power (ULP) receivers are gaining traction in consumer and industrial IoT solutions as standards such as WiFi 802.11ba, BLE, and NB-IoT have adopted wakeup messages into their protocols to reduce synchronization energy overhead. ULP wakeup receivers (WRX) enable lower average power, lower latency, and precise time synchronization which leads to more dense network deployments [1-5]. This paper presents a 2.7μW WRX that supports a simplified 802.15.4g MAC/PHY baseband, RSSI and clear channel assessment (CCA), forward error correction (FEC), and cryptographic checksum. The novelty of this WRX is the parallel-path rectifier and charge-domain analog front-end (AFE), which provides low power, wide dynamic range, pulsed interference rejection, and reliable operation across harsh environments and industrial wireless conditions in real-world deployments.
| Year | Citations | |
|---|---|---|
Page 1
Page 1