On-Chip Impedance for Quantifying Parasitic Voltages During AC Electrokinetic Trapping

Abstract

Based on the parasitic voltage drops, device geometries can be designed to maximize fraction of the applied voltage that is available for dielectrophoretic manipulation and the measured on-chip impedance can rapidly inform downstream decisions on particle manipulation.