Publication | Open Access
An Ultra-Area-Efficient 1024-Point In-Memory FFT Processor
20
Citations
41
References
2019
Year
EngineeringHardware AccelerationHigh-performance ArchitectureHardware AlgorithmComputer EngineeringComputer ArchitectureFft ProcessorsCurrent Computation ArchitecturesParallel ProgrammingComputer ScienceParallel ComputingHighest Area EfficiencyFpga DesignSignal ProcessingMemory ArchitectureIn-memory ComputingMulti-channel Memory Architecture
Current computation architectures rely on more processor-centric design principles. On the other hand, the inevitable increase in the amount of data that applications need forces researchers to design novel processor architectures that are more data-centric. By following this principle, this study proposes an area-efficient Fast Fourier Transform (FFT) processor through in-memory computing. The proposed architecture occupies the smallest footprint of around 0.1 mm 2 inside its class together with acceptable power efficiency. According to the results, the processor exhibits the highest area efficiency ( FFT / s / area ) among the existing FFT processors in the current literature.
| Year | Citations | |
|---|---|---|
Page 1
Page 1