Publication | Closed Access
A 132 by 104 10μm-Pixel 250μW 1kefps Dynamic Vision Sensor with Pixel-Parallel Noise and Spatial Redundancy Suppression
47
Citations
0
References
2019
Year
Unknown Venue
Spatial Redundancy SuppressionSaer ArchitectureEvent CameraMachine VisionEngineeringDynamic Vision SensorImage SensorVlsi ArchitectureNormalized Power MetricsImage ProcessorComputer EngineeringComputer ArchitectureComputer ScienceVision Sensor10μM-pixel 250μWComputer Vision
This paper reports a 132 by 104 dynamic vision sensor (DVS) with 10μm pixel in a 65nm logic process and a synchronous address-event representation (SAER) readout capable of 180Meps throughput. The SAER architecture allows adjustable event frame rate control and supports pre-readout pixel-parallel noise and spatial redundancy suppression. The chip consumes 250μW with 100keps running at 1k event frames per second (efps), 3-5 times more power efficient than the prior art using normalized power metrics. The chip is aimed for low power IoT and real-time high-speed smart vision applications.