Low Clamping Voltage Protection for Improvements of Powered ESD Robustness

Abstract

An on-chip protection for improvements of powered ESD robustness is presented. The proposed power clamp achieved to reduce the clamping voltage against powered ESD events compared to a conventional RC-riggered clamp by extending of the big-MOS active time with also consideration to false activation.