Design of Low-Power Active Tags for Operation With 77–81-GHz FMCW Radar

Abstract

The system and transistor-level design of low-power millimeter wave (mm-wave) active tags in silicon is discussed in detail. Two active mm-wave tags with identical system architecture, padframe, and chip size were designed and fabricated in 55-nm SiGe BiCMOS and 45-nm SOI CMOS technologies, respectively. They feature a three-stage low-noise amplifier (LNA), a wake-up detector, a BPSK modulator, and two variable gain output stages, each driving a separate transmit antenna in antiphase. The wake-up detector can be used to switch OFF all the blocks except for the LNA and detector, thus further reducing power consumption. The measured performance of the SiGe and SOI chips is remarkably similar: 19- and 20-dB gain, 9- and 8-dB noise figure, and 25-/10.8-mW (active/idle) and 18-mW power consumption, respectively. The SiGe tag was flip-chip-mounted on a mini-PCB with one receive and two transmit antennas for system level functionality tests carried out over a distance of 5 m. The SiGe-tag wake-up sensitivity was verified to be -62 dBm, in excellent agreement with simulation results.