IEEE Transactions on Very Large Scale Integration (VLSI) Systems · 2017 · 36 citations · 21 references
EngineeringComputer EngineeringElectrical EngineeringField-programmable Gate ArraysReconfigurable ComputingSystem-on-chip DesignData RecoveryDigital Signal ProcessingField-programmable Gate Array ArchitectureFpga ArchitectureHardware AccelerationLow-power Fpga DesignCompressive SensingHardware ResourcesPower-efficient ArchitectureSignal ReconstructionSignal-to-noise RatioSignal-to-noise Ratio ImprovementSparse ReconstructionSparse Signal Processing
Sparse signal recovery becomes extremely challenging for a variety of real-time applications. In this paper, we improve the orthogonal matching pursuit (OMP) algorithm based on parallel correlation indices selection mechanism in each iteration and Goldschmidt algorithm. Simulation results show that the improved OMP algorithm with a reduced number of iterations and low hardware complexity of matrix operations has higher success rate and recovery signal-to-noise-ratio (RSNR) for sparse signal recovery. This paper presents an efficient complexvalued system hardware architecture of the recovery algorithm for analog-to-information structure based on compressive sensing. The proposed architecture is implemented and validated on the Xilinx Virtex6 field-programmable gate array (FPGA) for signal reconstruction with N = 1024, K = 36, and M = 256. The implementation results showed that the improved OMP algorithm achieved a higher RSNR of 31.04 dB compared with the original OMP algorithm. This synthesized design consumes a few percentages of the hardware resources of the FPGA chip with the clock frequency of 135.4 MHZ and reconstruction time of 170 μs, which is faster than the existing design.
21
David L. Donoho · IEEE Transactions on Information Theory · 2006 · 23.1K citations
Analog-to-Information Conversion via Random Demodulation
Sami Kirolos, Jason N. Laska, Michael B. Wakin et al. · 2006 · 388 citations